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DISTRIBUTED CONTROL SYSTEM FOR
PARALLEL-CONNECTED DC BOOST
CONVERTERS

represent like parts and assemblies throughout the several
views. Reference to various embodiments does not limit the
scope of the claims attached hereto. Additionally, any
examples set forth in this specification are not intended to be
limiting and merely set forth some of the many possible
embodiments for the appended claims. It is understood that
various omissions and substitutions of equivalents are contemplated as circumstances may suggest or render expedient, but these are intended to cover application or embodiments without departing from the spirit or scope of the
claims attached hereto. Also, it is to be understood that the
phraseology and terminology used herein are for the purpose
of description and should not be regarded as limiting.
1. DC Bus Configuration
A DC bus with a single variable load fed by multiple
sources is shown in FIG. 1. Each source voltage e, is less
than the bus operating voltage v 6 so a boost converter-FIG.
2-is used to amplify it. The converters are joined in
output-parallel connections to the common bus. Each converter contains a networked controller, shown in FIG. 3, that
enables communications among all converters and the load
center as well. The controller measures the boost converter
input voltage e,, the input current jw the output current jw
and the bus voltage v 6 , and outputs the local PWM duty
cycle d,. Data is exchanged with other converters via the
network connection. Depending on the particular control
scheme, controllers may exchange any variety of sensor
data, model data, objective function, power schedule, or
external commands from operators.
1.1 Control Philosophy and PowerFlow
The general objective of any of the many possible control
schemes is to maintain the bus voltage within some specified
range in response to load and input voltage variations. The
multiple distributed sources have time-varying power
capacities, so the control scheme must also continually
adjust the converter input currents to respect the changing
power limits while maintaining the bus voltage. The power
flow equations are:

CROSS-REFERENCE TO RELATED
APPLICATION
This application claims the benefit of U.S. Provisional
Application No. 61/794,484 filed Mar. 15, 2013, titled
DISTRIBUTED CONTROL SYSTEM FOR PARALLELCONNECTED DC BOOST CONVERTERS.

5
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STATEMENT REGARDING FEDERALLY
SPONSORED RESEARCH OR DEVELOPMENT
This invention was made with govermnent support under
grant number DE-AC04-94AL85000 awarded by the United
States Department of Energy. The government has certain
rights in the invention.

15

BACKGROUND OF THE INVENTION

20

It is difficult to apportion the power contribution of each
of multiple DC power sources while maintaining a desired
DC bus voltage. The present invention generally relates to a
centralized controller for DC boost converters.

25

BRIEF SUMMARY OF THE INVENTION
The disclosed invention is a distributed control system for
operating a DC bus fed by disparate DC power sources that
service a known load or unknown load. The individual
voltage sources vary in v-i characteristics and have maximum supply capacities that are time-varying. Each source is
connected to the bus via a boost converter. The boost
converters may have different dynamic characteristics and
power transfer capacities, but are all controlled through
PWM.
The primary problem addressed herein is to track the
time-varying power sources and apportion the power contribution of each while maintaining the DC bus voltage
within the specifications. A central digital controller is
developed that solves the steady-state system for the optimal
duty cycle settings that achieve a desired power supply
apportionment scheme for a known or a predictable DC
load. A distributed networked control system is then derived
from the central system that utilizes communications among
controllers to compute a shared estimate of the unknown
time-varying load through shared bus current measurements
and common (replicated) bus voltage measurements.
BRIEF DESCRIPTION OF THE DRAWINGS

30

35

40

PSource

= PLoad + PLoss

(1)
(2)

45

(3)

(4)

50

~ (eihi + rijii + vbhi) = 0

(5)

;

FIG. 1 illustrates one example of a boost-mediated DC
bus.
FIG. 2 illustrates one example of a boost converter circuit.
FIG. 3 illustrates one example of a networked controller.
FIG. 4 illustrates one example of a general state space
model.
FIG. 5 illustrates one example of a rG controller architecture.
FIG. 6 illustrates one example of a rG flowchart.
FIG. 7 illustrates one example of an adaptive cascade PI
controller.

55

(6)

60

DETAILED DESCRIPTION
65

Various embodiments will be described in detail with
references to drawings, wherein like reference numerals

Let Psource max be the instantaneous maximum power
available from all sources, and Ps,max be the instantaneous
maximum power available from the i th source so:

(7)

According to (6) the total loss plus load must never
exceed the maximum available source power. If (6) is not
violated, then the control problem is to properly apportion
the power outputs of the boost converters according to the
local constraints defined by (7) and the admissible bus
voltage range. If (6) is violated, load trimming control must
be implemented. We will consider only the case where (6) is

US 9,733,287 B2
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an equality for now and assume that the schedules Ps,max are
known with certainty. Under these circumstances, the control problem involves following the source power schedule
while regulating v 6 in response to changing input voltages
and load schedule. If perfect knowledge of both source and
load schedules obtains, then predicted control regimes can
be calculated and control modes switched in and out accordingly. The remainder of this paper will discuss a control
scheme that relies of source/load schedules and DC models
of the aggregate bus dynamics.
1.2 Steady State Analysis
The average state-space system for the boost converters
operating in continuous conduction mode are given by

then substitute into (14):

(15)

5

10

15

(16)

When v,'=0, the other sources provide no power and e,>0
ensures j 1 ,>0. When other sources are active on the bus, the
input current provided by the source at voltage e, is reduced
by contributions from other sources. Since the boost converters are unidirectional, j 1 ,2:0. For a positive power contribution from the source, j 1 ,>0, so:
(17)

(8)

(18)

e,>'-;(vb-v;)

Alternatively, the upper limit on "-, is decreased:
(9)

20
(19)

Ai< _e_;_
(vb - v;)

where x,=ji,, xN+ 1 =v6 , and u,=e,. Equations of the form
given in (8) describe the local converter's KVL, and (9)
gives the bus KCL. For the DC steady state, the LHS of (8)
and (9) at zero. At steady-state the equations are:

(!OJ

25

30

So converters operating collectively will provide less
current and at higher duty cycles for given e, and v 6 than if
operating alone. If all boost stages are exactly identical and
driven by the same or identical voltage sources, the "homogenous element" case, (11) becomes:

(20)
(11)

solving (11) and substituting into 10:
and (10) is:
(12) 40

(21)

e-rj,-NA2RJ1~0

Solving for j 1 and A:
Let R be

e

0

45

(22)

ji=r+N1<. 2 R0

Generally r<<R so the input impedance seen by each
voltage source increases by a factor of N. Each converter
provides 1/N of the current that would be delivered by a
single converter system.
0

50

so collecting terms gives:

ei - rihi - Ro/\} hi - RoAi~A-kjlk

=0

(13)

55

or

+ R0 1<.f) - R0 1<.;~1<.dlk

-r)
11

(23)

fl_(!__

k*i

e; - ji;(r;

,

=0

vb

(14)

Hi

60

Since j 6 =NRj 2 , A is the same as that of a single converter.
Alternatively, (21) can be substituted on j to express it in
terms of v 6 :
(24)

vj

=R

0

~Akhk,
Hi

65

(25)
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Quadratic formula solution to (25) yields:
(37)

1
A= - -(Ne + ~ (Ne) 2 -4rNG0 vi)
2Nvb

(26)

(37) indicates that the effective load seen by a single
converter is aG i.e., the total load is apportioned among
the collective equally. Note that in the limit a----;,Q or N----;,oo,

(27)

0

,

10
e

A-+-,
vb

When N=l, the solution is as expected:

(28)

and if r=O, or r<<R

0

,

15

the familiar form appears:
20

e

(29)

A= vb

Recall that the maximum power available from a voltage
generator with generation resistance r is:

e2

Pmax

= 4r

or e

2

= 4rPmax

(30)

j 1 ----;,Q_ Moreover, the total losses through all converters is
Nrj/, so since the input current j 1 in a collective configuration is about j /N of the single converter configuration, the
losses scale as 1/N. This encourages a modular buildingblock approach based on a replicated low-power unit that
can be composed in parallel to mediate higher power
sources. The a factor can be generalized to the heterogenous
collective.
1.3 Output Current Apportionment
Describe the i th output current as:

25
(38)

30

a is a convex set that apportions the current supplied by each
converter.

Then (28) can be expressed as
(39)

35

1

A= -(e+2{-;: ,jpm=-Po)
2vb

(31)

Substitute (39) into (10):
40

and (27) as

1 (

(40)

2{-;: ~ )

(41)

(32)

A= 2vb e+ {N,/NPmax-Po

45

Solve for "-, by the quadratic equation:
Where P O is the total bus power. The term NP max in (32) is
the total power available from N stages. Alternatively, let
1/N=a and substitute into (24):

(42)

50

(33)

which is an indexed version of (35). The term a,G is the
effective (reduced) load admittance allocated to the i th
converter. Let
0

55
(34)
(35)

(43)
(36)

60
(44)

So (35) and (36) present the solution for A in terms of the
fraction a of the total power provided to the load by a single
stage. Note also that the input current for each stage can be
determined by

65

So a is a partition of the total bus load assigned to each
converter. The set a can also be viewed as apportioning the
power output P, of each converter:
0

US 9,733,287 B2
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transmit a new value for G over the network to the converter controllers, but again the arrival at each converter is
subject to uncertain communication delays and intraarrival
jitter. Finally, for heterogenous collectives, the controllers
must have a protocol for arriving at the set a.
Since the available power from a source may change
according to a schedule, the collective must complete a new
apportionment agreement based on some policy at each
change. For now we assume the schedule consists of values
for a with event times, i.e., a vector time sequence
0

(45)
where
5
(46)

Provided the set a represents an admissible apportionment that respects the maximum power capacity of each
individual converter for a given (known) load G the duty
cycle can updated by each converter controller according to
(42) in a decentralized scheme.
Now g,vb is the i th converter output current j 2 ,. Set vb to
the desired reference voltage, vb =vb* and G v b*=jb *, the bus
reference current, and substitute into (42):
0

10

,

0

(51)

15

(47)

20

Equation (14) is a decentralized, feedforward algorithm in
terms of the i th sensed input voltage e,, the bus reference
voltage vb*, the bus reference current jb *, and the a, the i th
apportionment factor. It relies on knowledge of the effective
input resistance r,, (generator resistance+line resistance+
inductor resistance+switch resistance), and G the total bus
load. In most cases of interest, the actual value of G is
unknown and time-varying. Consequently, jb * is also
unknown. In the case of ideal homogenous collective,
0

25

,

0

30

(48)

jb = Nj, = Nj,;
and

35
(49)

G = !.!:_ = Nj,;
0

Vb

Vb

Since each converter takes an independent measurement
ofvb, vM knowledge ofN-1, the number of other converters
on the bus, and the local output current measurement, jw
provide a means to estimate G In practice, the measurements vM and j 2 , are noisy so an estimator is needed to
predict G Moreover, the converters certainly not likely to
be exact replicas, so modeling errors will be uncompensated
without feedback. The same holds true for an inhomegenous
collective by definition. In this case the bus current jb is
unknown at each converter. But the collective has distributed knowledge of the value and through a timely sharing
protocol, the value of jb may be determined through the sum
0

0

(52)

40

•

•

45

and the desired state be x*, which are the reference values
for the input currents and bus voltage. The control strategy
is to track the changing reference currents and bus voltage.
Usually, the bus voltage reference is constant and has a
tolerance of ±ti.vb, but variations in bus voltage are possible
with model-based controls.
For now assume the bus voltage is regulated and the input
currents are tracked. The goal is to respond in real time to
disturbances in the load, G and the input voltage vector e,
and to changes in power apportionment policy summarized
in the convex set a.
Apportionment policy must always respect the changing
limits to source power capacity, but may impose other
factors within those bounds based on reliability, ramp-up
time, economic and environmental factors, and other considerations. This requires reasoning about the specifics of the
source generators, and involves defining a preferred mix of
generation through cost functions and a subsequent optimization that determines a over a given epoch.
2.1 General State-Space Model
A general state space model for the system and controller
is given in FIG. 4. There are four system matrices representing the energy storage components, HG, (inductors and
capacitors), dissipation, RG, (resistors), state feedback, F G,
(duty cycles as A), and input gains, PG, (voltage gains). The
control system, represented by r G, changes the state feedback matrix components of F G, which are A, and the voltage
0

50

(50)

55

and knowledge that all converters sample and report the
values synchronously. Against sampling clocks are generally
out of phase and communications channels have latencies,
usually uncertain, so to estimate jb, an estimator that
accounts for the sampling jitter and communications delay
(in addition to sensor noise) must be found. Moreover, all
converters must arrive at the same estimate of jb close
enough in time to coherently adjust their outputs while
maintaining vb within specification and ensuring j, respects
its specification based on equation (7). Since we also assume
that load controller may have a known load schedule, it may

Each controller has a local copy of A and all controllers
are synchronized to a common clock. At each time step in A
the controllers pick their respective values for a,(tk) and
adjust the duty cycle according to (47).
2. Development of Control Concepts
In this section we develop control concepts based on the
ideal steady-state derivations of the previous section. First,
a centralized control system for ideal collectives is developed. The idealizations are based on two assumptions: 1)
certain and correct knowledge of model parameters; and 2)
perfect synchronization of events through a global clock.
Once the performance envelope has been established for
the ideal central controller, a distributed control system
model is developed. The developments are guided by the use
of model-based adaptive control concepts in which control
agents perform computations and communications in real
time. The computations involve combining sensor readings
with models and optimization routines. Model structure,
parameters, and optimization cost functions are shared
through communications protocols at appropriate times.
Local sensor data is also shared periodically among
control agents. In general, control designs are evaluated
according to the frequency and amount of information
sharing required, and a performance metric based on the
specifications for bus voltage and converter currents. For our
purposes, let the state vector be

60

65

,
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gains of PG, which is unity for boost converters but contains
duty cycles for buck converters.
The state equations for a bus with N converters are
(53)

U=
5

(54)

(55)

i=Acr+Bc;11,y=Ccr

10

h

current source, enabling multi-bus interconnections. Recall
the state vector is given by (52) and consists of the source
currents and the bus voltage. The output vector is the vector

(56)

where HG and RG are diagonal matrices of size N+l, FG is
a skew symmetric matrix of size N + 1, PG is a N + 1 diagonal,
and the input voltage vector u (e,) is an N xl vector. The last
row and column of the system is occupied by the DC bus
equation.
The elements of the system matrices are

15

x=

h1
h2
hN
vb

20

He=

25

of individual converter output currents, the bus voltage, and
the total bus current. The controller

hi
h2
y= hN
vb

where L, is the i th inductor, and Cr=~C,+C 6 +~Cg, i.e., sum
of converter output capacitances, native bus capacitance, C 6 ,
and the sum of load capacitances, ~Cg. The dissipation
matrix represents the losses from the converters and the total
load admittance on the bus, where

jb

-'1

30

-'2
Cc=

-'N
0

35
Re=

40

G =~G,+G6 , the total of all individual conductances that are
directly connected to the bus, including any native bus
conductance. The state feedback matrix is a skew-symmetric
0

45

Fe=

0

50

matrix with element values of A,. The input gain matrix PG,
is an identity matrix if all source converters are boost
converters. Otherwise it has 1 s for boost converter entries
and duty cycle settings for buck converters. The control
vector u is

(57)

55

(58)
(59)

60
Pc=

composed of the source voltages and an auxiliary current
source or load, j 3 , applied directly to the bus. If j 3 is negative,
it represents a current sink, otherwise it's a

r Gmeasures x, y, and u, and outputs F G and PG: it essentially
adapts AG and BG and as such is an adaptive state feedback
and adaptive gain controller. However, because they represent average duty cycles for PWM-based control, physical
limits on the values of F G constrain entries to Osf,f'd. The
values of fif constrain the eigenvalues of the system.
The controller selects the AG matrix (and BG if buck
converters are used to mediate higher voltage sources) in
equation (56), to move the state x(tk) to the desired reference
state x*(tk+i) as determined by the model calculations, in
response to the disturbances in input voltage u and load.
Load disturbances manifest in the G parameter of the RG
matrix, so the system is linear time-varying (LTV), but is
LTI between load disturbances and control interventions.
The steady state equations corresponding to equation (53)
are

65

so for a known load (RG is fixed), known duty cycles (F G is
fixed), and for x=x*, the input vector ([ ej 3 ]) can be computed
from (58). Alternatively, the state x can be computed from
known load, duty cycles and input voltages from equation
(59).
2.2 General Controller Architecture
FIG. 5 shows a general architecture for the central contrailer r G· A Load Power Sharing Policy module computes
a new value for the vector a asynchronously according to a
load apportionment policy. Changes to a can occur asyn-

US 9,733,287 B2
11

12

chronously and continuously. The bus load is estimated from
bus voltage and bus current measurements by the Bus Load
Estimator (<t), or from a predicted or scheduled value
provided directly by the load controller (G *).
The Model-Based Reference Generator computes steadystate values for the input and output current references j 1,*,
j 2 , *, and/or the duty cycle reference "-, *, for use in direct or
closed loop control algorithms. The module takes as inputs
the bus voltage reference v 6 *, input voltage measurements,
loss resistances r,, and the load conductance, <t. The
Model-Based Reference Generator can implement any
decentralized or distributed optimization calculation, or
equations (27), (44) or (47).
Reference value for the state variables are provided to
feedforward/feedback control loops that measure the converters' states and output the duty cycle commands. Values
for the duty cycles can also be fed directly to the PWM
actuators in an open-loop feedforward control scheme.
Gains for discrete control algorithms are calculated by the
Control Algorithm Gain Calculation module. K* is a vector
of gain values for generalized PID control loops. Values of
converter inductance, input resistance, capacitance (FIG. 2),
and load G can be used for tuning the PID loops.
2.3 Steady-State Feedforward Controller
FIG. 6 shows a flowchart for a model-based steady-state
implementation of the controller r G· This algorithm computes the optimal value for the duty cycles that respect the
apportionment values a, but estimates the changing load
conductance G and responds to changing input voltages.
The prime formula in this version is given by (47):

2.4 Adaptive Cascade PI Controller
Note that if the DC boost converters have different
dynamics, individual compensators are needed to adjust the
transient performance of the system in response to changes
in load and input voltage. In some cases, estimation errors
and the differing dynamics may prevent settling to the proper
steady state apportionments. The "a" strategy apportions the
common lead among converters. However, power sources
are limited by their respective power envelopes and may
have variable losses, requiring apportionment of the power
input of each boost converter.
FIG. 7 shows an adaptive cascade PI control architecture
that allows apportionment of the input power according to a
source power schedule. The theory of operation behind this
control scheme is to apportion the input power according to
an optimal input power schedule from each source (generator).
An optimization and scheduling protocol is conducted
among source and load control agents to obtain a maximum
power schedule, P={P1mox(t), p2max(t), ... pNmax(t)} for
each source based on efficiency, reliability, fuel usage, CO 2
emissions, availability of variable sources (wind and solar),
and other considerations. From the
value for the
current epoch, the maximum input current j 1,m= is found by
dividing by the input voltage measurement for the current
control cycle.
The j 1 x values are shared over the network whenever
one or more changes, and a proportion
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The estimate of the local output current reference j 2 , * in
(58) can be determined from the local measurement of j 2 ,(k)
by

40

(59)
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Control agents can also share current measurements on
each control cycle through a network protocol to obtain
j 6 (k)=~j 2 ,(k) and obtain L,(k)=aj 6 (k). This approach
requires high-tempo communications but can compensate
for different converter dynamics by ensuring a common
basis for current apportionment at each control cycle.
Each control agent estimates its apportioned load conductance (or current) based on the agreed-upon set a, resulting
in power contributions from each converter/source in proportion to a at steady state. The apportionment set a must
be updated according to power sharing protocols conducted
by all generation control agents when source power capacity
changes require a new generation power flow operating
point, but operation is decentralize during intervals of constant a.
The Source Power Sharing Policy determines a from an
interactive agreement protocol based on the optimal power
capacity envelope P*, which is a time-varying quantity that
captures natural variations in generation power in sources
such as wind and solar, preferences for reducing fuel consumption and/or CO 2 emissions from fossil-fueled sources,
etc.

50

is computed. This provides a proportional gain in analogy to
a, for bus load apportionment, but applied to the input
current.
The ~, parameter computed by the Input Power Apportionment PI Gain Stage-FIG. 7) scales a conventional
cascade PI loop stage (Cascade PI Stage-FIG. 7) that uses
the common bus voltage v 6 measurement and the bus voltage reference v 6 * to provide a common error signal to each
controller (Bus Voltage Error Loop-FIG. 7). The error
signal is fed to a PI stage to generate an individual input
current reference j 1,*.
Controllers share gains KPI and Kn, so the i th controller
in the Laplace domain obeys

vl,(s) - vb(s)

= EAs)

(61)
(62)

55
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Hence the input current reference signals remain in proportion throughout time in response to the common bus
voltage error. The gains Kp 1 and KI1 can be chosen to adjust
the loops for stability, settling time, and overshoot. The
sampled current measurement j 1, is subtracted from j 1,* to
obtain a current error signal for a subsequent PI stage that
outputs a value for 1-A,(d,), the duty cycle.
The current reference j 1,* is also fed into a feed-forward
Model Stage (FIG. 7) that computes the ideal steady-state
value for "-, from the source voltage measurement e,, input
resistance and bus voltage reference v 6 *. Mode switches
SW! and SW2 allow mixed modes among feedforward and
dual-loop control. The second PI loop (Source Current Error
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Loop) has gains KP, and KI, that are scaled by parameters
that hold the proportions of duty cycles to
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sharing the desired operating current for its corresponding
source with all other controllers of all others of the plurality
of DC boost converters.
4. The method of claim 3, wherein the input power
(63) 5 apportionment PI gain stage of the adaptive cascade PI
control architecture includes:
calculating a ~ value that is a quotient of the desired
operating current for its corresponding source divided
in one form of the adaptive gain strategy for converging duty
by a sum of all desired operating currents for all
cycles in unison.
10
corresponding sources of all controllers of all of the
There are many variations on the theme for the controller
plurality of DC boost converters;
architecture of FIG. 5. Note that the Adaptive Cascade PI
calculating a proportional gain coefficient that is a product
Controller is an instance of the more general r G architecture.
of the ~ value and a nominal proportional gain coeffiThe rG architecture accepts many different schemes for
cient; and
power schedule optimization, power apportionment, feed- 15
calculating an integral gain coefficient that is a product of
forward and feedback controllers, model-based controllers,
the ~ value and a nominal integral gain coefficient,
and adaptive controllers.
wherein the proportional gain coefficient and the integral
gain coefficient are applied to a bus voltage error loop.
I claim:
5. The method of claim 4, wherein the adaptive cascade
1. A method for managing a plurality of direct-current 20
PI control architecture can be selectively switched to include
(DC) boost converters, the plurality of DC boost converters
only one of a duty cycle PI gain stage or a feed-forward
being output parallel-connected to a bus having a bus
model stage.
voltage, each of the plurality of DC boost converters receiv6. The method of claim 5, wherein:
ing power input from a corresponding source, the power
25
the adaptive cascade PI control architecture is switched to
input having an input voltage and an input current, each of
include the duty cycle PI gain stage; and
the plurality of DC boost converters having a controller
the duty cycle PI gain stage includes:
communicatively networked to all other controllers of all
calculating an a value that is a partition of a total bus
others of the plurality of DC boost converters, the method
load assigned to its DC boost converter;
comprising:
30
calculating another proportional gain coefficient that is a
each controller of a plurality of DC boost converters
product of a quotient a/~ and another nominal propormeasuring an input voltage and an input current from
tional
gain coefficient; and
its corresponding source;
calculating another integral gain coefficient that is a
each controller of the plurality of DC boost converters
product of the quotient a/~ and another nominal intecommunicatively sharing with all other controllers of 35
gral gain coefficient; and
all others of the plurality of DC boost converters
wherein the another proportional gain coefficient and the
quantities relating to:
another integral gain coefficient are applied to a source
a power operating point of its corresponding source,
current error loop.
wherein the power operating point is the maximum
7. The method of claim 6, wherein the a value is deterinstantaneous available power from the correspond- 40
mined via an interactive agreement protocol conducted
ing source;
among all the controllers of all of the plurality of DC boost
the measured input voltage from its corresponding
source; and
converters.
the measured input current from its corresponding
8. The method of claim 5, wherein:
source;
45
the adaptive cascade PI control architecture is switched to
each controller of the plurality of DC boost converters
include the feed-forward model stage; and
determining a pulse-width modulation duty cycle for its
the feed-forward model stage includes model-based deterDC boost converter via an adaptive cascade PI control
mination of a complement of the pulse-width modulaarchitecture, wherein the adaptive cascade PI control
tion duty cycle based upon the desired bus voltage, the
architecture includes an input power apportionment PI 50
measured input voltage from its corresponding source,
gain stage, further wherein the adaptive cascade PI
and an estimated equivalent input resistance.
control architecture includes input parameters of the
9. The method of claim 4, further comprising overriding
measured input voltage and the measured input current
the calculating of the ~ value and setting the ~ value to unity.
of its corresponding source, an actual bus voltage, and
10. The method of claim 1, wherein the input power
a desired bus voltage; and
55
apportionment PI gain stage includes a minimization of a
each DC boost converter operating in accordance with the
power cost function, the power cost function taking as input
pulse-width modulation duty cycle determined by its
the quantities relating to power operating points from all
controller.
controllers of all of the plurality of DC boost converters, the
2. The method of claim 1, wherein the method elements
of measuring, communicatively sharing, determining a 60 minimization of the power cost function returning an actual
power operating point for its corresponding source.
pulse-width modulation duty cycle, and operating in accor11. The method of claim 10, wherein the power cost
dance with the pulse-width modulation duty cycle, are
function to be minimized is the same for each controller.
repeated.
3. The method of claim 1, wherein for each controller, the
12. The method of claim 10, wherein the power cost
input power apportionment PI gain stage determines a 65 function factors in the availability of wind power from a
desired operating current for its corresponding source, the
corresponding source of at least one of the plurality of DC
method further comprising each controller communicatively
boost converters.
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13. The method of claim 10, wherein the power cost
function factors in the availability of solar power from a
corresponding source of at least one of the plurality of DC
boost converters.
14. The method of claim 10, wherein the power cost
function penalizes CO 2 emissions.
15. A power system, comprising:
a direct current (DC) bus having a bus voltage;
a plurality of DC power sources;
a plurality of DC boost converters, wherein each DC
boost converter couples a corresponding one of the
plurality of DC power sources to the DC bus, each DC
boost converter having a controller;
an information network communicatively coupling all of
the controllers of the DC boost converters,
wherein the controller of each DC boost converter is
programmed and configured to:
measuring an input voltage and an input current from
its corresponding source;
communicatively share with all other controllers of all
others of the plurality of DC boost converters, via the
information network, quantities relating to:
a power operating point of its corresponding source,
wherein the power operating point is the maximum instantaneous available power from the corresponding source;
the measured input voltage from its corresponding
source; and
the measured input current from its corresponding
source; and
determine a pulse-width modulation duty cycle for its
DC boost converter via an adaptive cascade PI
control architecture, wherein the adaptive cascade PI
control architecture includes a input power apportionment PI gain stage, further wherein the adaptive
cascade PI control architecture includes input parameters of the measured input voltage and the measured
input current of its corresponding source, an actual
bus voltage, and a desired bus voltage; and
wherein each DC boost converter operates in accordance
with the pulse-width modulation duty cycle determined
by its controller, wherein each DC boost converter
receives an input voltage and an input current from its
corresponding DC power source and outputs an output
current to the DC bus at the bus voltage.
16. The system of claim 15, wherein each controller is
programmed and configured such that the input power
apportionment PI gain stage determines a desired operating
current for its corresponding source, and each controller is
programmed and configured to communicatively share the
desired operating current for its corresponding source with
all other controllers of all others of the plurality of DC boost
converters.
17. The system of claim 16, wherein each controller is
programmed and configured such that the input power
apportionment PI gain stage of the adaptive cascade PI
control architecture includes:
calculating a ~ value that is a quotient of the desired
operating current for its corresponding source divided
by a sum of all desired operating currents for all
corresponding sources of all controllers of all of the
plurality of DC boost converters;
calculating a proportional gain coefficient that is a product
of the ~ value and a nominal proportional gain coefficient; and
calculating an integral gain coefficient that is a product of
the ~ value and a nominal integral gain coefficient,

wherein the proportional gain coefficient and the integral
gain coefficient are applied to a bus voltage error loop.
18. The system of claim 17, wherein each controller is
programmed and configured such that the adaptive cascade
PI control architecture can be selectively switched to include
only one of a duty cycle PI gain stage or a feed-forward
model stage;
further wherein the duty cycle PI gain stage includes:
calculating an a value that is a partition of a total bus
load assigned to its DC boost converter;
calculating another proportional gain coefficient that is
a product of a quotient a/~ and another nominal
proportional gain coefficient; and
calculating another integral gain coefficient that is a
product of a quotient a/~ and another nominal integral gain coefficient; and
wherein the another proportional gain coefficient and
the another integral gain coefficient are applied to a
source current error loop; and
still further wherein the feed-forward model stage
includes model-based determination of a complement
of the pulse-width modulation duty cycle based upon
the desired bus voltage, the measured input voltage
from its corresponding source, and an estimated
equivalent input resistance.
19. A method for managing a plurality of direct-current
(DC) boost converters, the plurality of DC boost converters
being output parallel-connected to a bus having a bus
voltage, each of the plurality of DC boost converters receiving power input from a corresponding source, the power
input having an input voltage and an input current, each of
the plurality of DC boost converters having a controller
communicatively networked to all other controllers of all
others of the plurality of DC boost converters, the method
comprising:
each controller of a plurality of DC boost converters
measuring an input voltage and an input current from
its corresponding source;
each controller of the plurality of DC boost converters
communicatively sharing with all other controllers of
all others of the plurality of DC boost converters
quantities relating to:
a power operating point of its corresponding source,
wherein the power operating point is the maximum
instantaneous available power from the corresponding source;
the measured input voltage from its corresponding
source; and
the measured input current from its corresponding
source;
each controller of the plurality of DC boost converters
determining a pulse-width modulation duty cycle for its
DC boost converter via an adaptive cascade PI control
architecture,
wherein the adaptive cascade PI control architecture
includes input parameters of the measured input
voltage and the measured input current of its corresponding source, an actual bus voltage, and a desired
bus voltage;
wherein the adaptive cascade PI control architecture
includes an input power apportionment PI gain stage,
the input power apportionment PI gain stage including:
determining a desired operating current for its corresponding source, with each controller communicatively sharing the desired operating current for
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its corresponding source with all other controllers
of all others of the plurality of DC boost converters;
calculating a ~ value that is a quotient of the desired
operating current for its corresponding source
divided by a sum of all desired operating currents
for all corresponding sources of all controllers of
all of the plurality of DC boost converters;
calculating a proportional gain coefficient that is a
product of the~ value and a nominal proportional
gain coefficient; and
calculating an integral gain coefficient that is a
product of the~ value and a nominal integral gain
coefficient,
wherein the proportional gain coefficient and the
integral gain coefficient are applied to a bus voltage error loop;
wherein the adaptive cascade PI control architecture
can be selectively switched to include only one of a
duty cycle PI gain stage or a feed-forward model
stage, wherein:
the duty cycle PI gain stage includes:
calculating an a value that is a partition of a total
bus load assigned to its DC boost converter;
calculating another proportional gain coefficient
that is a product of a quotient a/~ and another
nominal proportional gain coefficient; and
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calculating another integral gain coefficient that is
a product of a quotient a/~ and another nominal
integral gain coefficient; and
wherein the another proportional gain coefficient
and the another integral gain coefficient are
applied to a source current error loop; and
the feed-forward model stage includes model-based
determination of a complement of the pulse-width
modulation duty cycle based upon the desired bus
voltage, the measured input voltage from its corresponding source, and an estimated equivalent
input resistance; and
each DC boost converter operating in accordance with the
pulse-width modulation duty cycle determined by its
controller,
wherein the elements of measuring, communicatively
sharing, determining a pulse-width modulation duty
cycle, and operating in accordance with the pulse-width
modulation duty cycle, are repeated.
20. The method of claim 19, wherein the input power
apportionment PI gain stage includes a minimization of a
power cost function, the power cost function taking as input
the quantities relating to power operating points from all
controllers of all of the plurality of DC boost converters, the
minimization of the power cost function returning an actual
power operating point for its corresponding source.
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